
PIC18F46J11 FAMILY
DS39932D-page 160
2011 Microchip Technology Inc.
REGISTER 10-18: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22 (BANKED EFCh)
U-0
R/W-1
—
SCK2R4
SCK2R3
SCK2R2
SCK2R1
SCK2R0
bit 7
bit 0
Legend:
R/W = Readable, Writable if IOLOCK = 0
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7-5
Unimplemented:
Read as ‘0’
bit 4-0
SCK2R<4:0>:
Assign SPI2 Clock Input (SCLK2) to the Corresponding RPn Pin bits
REGISTER 10-19: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23 (BANKED EFDh)
U-0
R/W-1
—
SS2R4
SS2R3
SS2R2
SS2R1
SS2R0
bit 7
bit 0
Legend:
R/W = Readable, Writable if IOLOCK = 0
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7-5
Unimplemented:
Read as ‘0’
bit 4-0
SS2R<4:0>:
Assign SPI2 Slave Select Input (SS2IN) to the Corresponding RPn Pin bits
REGISTER 10-20: RPINR24: PERIPHERAL PIN SELECT INPUT REGISTER 24 (BANKED EFEh)
U-0
R/W-1
—
OCFAR4
OCFAR3
OCFAR2
OCFAR1
OCFAR0
bit 7
bit 0
Legend:
R/W = Readable, Writable if IOLOCK = 0
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7-5
Unimplemented:
Read as ‘0’
bit 4-0
OCFAR<4:0>:
Assign PWM Fault Input (FLT0) to the Corresponding RPn Pin bits